

# DATA SHEET

## **BFE505** NPN wideband differential transistor

Product specification  
Supersedes data of 1995 Sep 04  
File under Discrete Semiconductors, SC14

1996 Oct 08

# NPN wideband differential transistor

# BFE505

### FEATURES

- Small size
- High power gain at low bias current and voltage
- Temperature matched
- Balanced configuration
- $h_{FE}$  matched
- Continues to operate at  $V_{CE} < 1$  V.

### APPLICATIONS

- Single balanced mixers
- Balanced amplifiers
- Balanced oscillators.

### DESCRIPTION

Emitter coupled dual NPN silicon RF transistor in a surface mount, 5-pin SOT353 (S-mini) package. The transistor is primarily intended for applications in the RF front end as a balanced mixer, a differential amplifier in analog and digital cellular phones, and in cordless phones, pagers and satellite TV-tuners.

### PINNING - SOT353B

SYMBOL	PIN	DESCRIPTION
b <sub>1</sub>	1	base 1
e	2	emitter
b <sub>2</sub>	3	base 2
c <sub>2</sub>	4	collector 2
c <sub>1</sub>	5	collector 1




Fig.1 Simplified outline and symbol.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Any single transistor</b>						
C <sub>re</sub>	feedback capacitance C <sub>BC</sub>	I <sub>e</sub> = 0; V <sub>CB</sub> = 3 V; f = 1 MHz	–	0.25	0.3	pF
MSG/G <sub>max</sub>	maximum power gain	I <sub>C</sub> = 5 mA; V <sub>CE</sub> = 3 V; f = 900 MHz	–	17	–	dB
		I <sub>C</sub> = 5 mA; V <sub>CE</sub> = 3 V; f = 2 GHz	–	10	–	dB
F	noise figure	I <sub>C</sub> = 2 mA; V <sub>CE</sub> = 3 V; f = 900 MHz; Γ <sub>S</sub> = Γ <sub>opt</sub>	–	1.2	1.7	dB
		I <sub>C</sub> = 3 mA; V <sub>CE</sub> = 3 V; f = 2 GHz; Γ <sub>S</sub> = Γ <sub>opt</sub>	–	1.9	2.1	dB
h <sub>FE</sub>	DC current gain	I <sub>C</sub> = 5 mA; V <sub>CE</sub> = 3 V	60	120	250	
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	single loaded	–	–	230	K/W
		double loaded	–	–	115	K/W

## NPN wideband differential transistor

BFE505

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Any single transistor</b>					
V <sub>CBO</sub>	collector-base voltage	open emitter	–	20	V
V <sub>CEO</sub>	collector-emitter voltage	open base	–	8	V
V <sub>EBO</sub>	emitter-base voltage	open collector	–	2.5	V
I <sub>C</sub>	DC collector current		–	18	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 118 °C; note 1	–	500	mW
T <sub>stg</sub>	storage temperature		–65	+175	°C
T <sub>j</sub>	operating junction temperature		–	175	°C

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point; note 1	single loaded	230	K/W
		double loaded	115	K/W

**Note to the Limiting values and Thermal characteristics**1. T<sub>s</sub> is the temperature at the soldering point of the collector pin.

## NPN wideband differential transistor

BFE505

## CHARACTERISTICS

 $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>DC characteristics of any single transistor</b>						
$V_{(BR)CBO}$	collector-base breakdown voltage	$I_C = 2.5\ \mu\text{A}; I_E = 0$	20	–	–	V
$V_{(BR)CEO}$	collector-emitter breakdown voltage	$I_C = 10\ \mu\text{A}; I_B = 0$	8	–	–	V
$V_{(BR)EBO}$	emitter-base breakdown voltage	$I_E = 2.5\ \mu\text{A}; I_C = 0$	2.5	–	–	V
$I_{CBO}$	collector-base leakage current	$I_E = 0; V_{CB} = 6\ \text{V}$	–	–	50	nA
$h_{FE}$	DC current gain	$I_C = 5\ \text{mA}; V_{CE} = 6\ \text{V}$	60	120	250	
<b>DC characteristics of the dual transistor</b>						
$\Delta h_{FE}$	ratio of highest and lowest DC current gain	$I_{C1} = I_{C2} = 5\ \text{mA}; V_{CE1} = V_{CE2} = 6\ \text{V}$	1	1.2	–	
$\Delta V_{BEO}$	difference between highest and lowest base-emitter voltage (offset voltage)	$I_{E1} = I_{E2} = 10\ \text{mA}; T_{amb} = 25\text{ °C}$	0	1	–	mV
<b>AC characteristics of any single transistor</b>						
$f_T$	transition frequency	$I_C = 5\ \text{mA}; V_{CE} = 3\ \text{V}; f = 1\ \text{GHz}$	–	9	–	GHz
$C_c$	collector capacitance	$I_E = i_e = 0; V_{CB} = 3\ \text{V}; f = 1\ \text{MHz}$	–	0.3	–	pF
$C_{re}$	feedback capacitance	$I_C = 0; V_{CB} = 3\ \text{V}; f = 1\ \text{MHz}$	–	0.25	–	pF
$MSG/G_{max}$	maximum power gain; note 1	$I_C = 5\ \text{mA}; V_{CE} = 3\ \text{V}; f = 900\ \text{MHz}; T_{amb} = 25\text{ °C}$	–	17	–	dB
		$I_C = 5\ \text{mA}; V_{CE} = 3\ \text{V}; f = 2\ \text{GHz}; T_{amb} = 25\text{ °C}$	–	10	–	dB
$ S_{21} ^2$	insertion power gain	$I_C = 5\ \text{mA}; V_{CE} = 3\ \text{V}; f = 900\ \text{MHz}; T_{amb} = 25\text{ °C}$	–	13	–	dB
F	noise figure	$I_C = 2\ \text{mA}; V_{CE} = 3\ \text{V}; f = 900\ \text{MHz}; \Gamma_S = \Gamma_{opt}$	–	1.2	1.7	dB
		$I_C = 3\ \text{mA}; V_{CE} = 3\ \text{V}; f = 2\ \text{GHz}; \Gamma_S = \Gamma_{opt}$	–	1.9	2.1	dB

## Note

1. Maximum gain of the differential amplifier is higher because of internal emitter connection (see Fig.2).

# NPN wideband differential transistor

BFE505

## APPLICATION INFORMATION

### SPICE parameters for any single BFE505 die

SEQUENCE No.	PARAMETER	VALUE	UNIT
1	IS	134.1	aA
2	BF	180.0	–
3	NF	0.988	–
4	VAF	38.34	V
5	IKF	150.0	mA
6	ISE	27.81	fA
7	NE	2.051	–
8	BR	55.19	–
9	NR	0.982	–
10	VAR	2.459	V
11	IKR	2.920	mA
12	ISC	17.45	aA
13	NC	1.062	–
14	RB	20.00	Ω
15	IRB	1.000	μA
16	RBM	20.00	Ω
17	RE	1.171	Ω
18	RC	4.350	Ω
19 <sup>(1)</sup>	XTB	0.000	–
20 <sup>(1)</sup>	EG	1.110	eV
21 <sup>(1)</sup>	XTI	3.000	–
22	CJE	284.7	fF
23	VJE	600.0	mV
24	MJE	0.303	–
25	TF	7.037	ps
26	XTF	12.34	–
27	VTF	1.701	V
28	ITF	30.64	mA
29	PTF	0.000	deg
30	CJC	242.4	fF
31	VJC	188.6	mV
32	MJC	0.041	–
33	XCJC	0.130	–
34	TR	1.332	ns
35 <sup>(1)</sup>	CJS	0.000	F
36 <sup>(1)</sup>	VJS	750.0	mV
37 <sup>(1)</sup>	MJS	0.000	–
38	FC	0.897	–

### Note

1. These parameters have not been extracted, the default values are shown.




Fig.2 Package equivalent circuit SOT353B (inductance only).




Fig.3 Package capacitance (fF) between indicated nodes.

NPN wideband differential transistor

BFE505

Typical application circuit





Fig.4 Single balanced switching mixer amplifier, featuring high LO↔RF isolation and linearity.

# NPN wideband differential transistor

# BF E505

## PACKAGE OUTLINE



Dimensions in mm.

Fig.5 SOT353.

## NPN wideband differential transistor

BFE505

**DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Short-form specification	The data in this specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.